Active Gate Drive With Gate–Drain Discharge Compensation for Voltage Balancing in Series-Connected SiC MOSFETs

نویسندگان

چکیده

Imbalanced voltage sharing during the turn-off transient is a challenge for series-connected silicon carbide (SiC) MOSFET application. This article first discusses influence of gate-drain discharge deviation on imbalance ratio, and its primary causes are also presented verified by LTspice simulation. Accordingly, novel active gate drive, which aims to compensate difference between devices connected in series, proposed analyzed. By only using original output driving IC, drive realized implementing an auxiliary circuit existing commercial drive. Therefore, unlike other drives balancing control, no extra isolations power/signal needed, number series unlimited. The includes three subcircuits as high-bandwidth current sink regulating switching performance, relative low-frequency but reliable sampling control closed-loop trigger combining former latter. operational principle design guideline each part detail. Experimental results validate performance algorithm.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Analysis of Series-Connected MOSFETs for Gate Delay Optimization

A series-connected MOSFET structure has been analyzed in order to optimize the discharge time of complex CMOS logic gates in a submicrometric technology. The study has been focused to improve discharge time fixing the area of the diffusion region and regarding the operation point of the different transistors in the chain. Results for a 9 series-connected NMOS chain are presented. Effects due to...

متن کامل

Low Voltage Squarer Using Floating Gate MOSFETs

A new low-voltage floating gate MOSFET (FGMOS) based squarer using square law characteristic of the FGMOS is proposed in this paper. The major advantages of the squarer are simplicity, rail-to-rail input dynamic range, low total harmonic distortion, and low power consumption. The proposed circuit is biased without body effect. The circuit is designed and simulated using SPICE in 0.25μm CMOS tec...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Power Electronics

سال: 2021

ISSN: ['1941-0107', '0885-8993']

DOI: https://doi.org/10.1109/tpel.2020.3024604